High Performance Computing meets High Energy Physics

Daniel Hugo Cámpora Pérez dcampora@cern.ch PASC. 28th June. 2017

Universidad de Sevilla CERN

Outline

HTCC overview

The network challenge


The software challenge

Conclusions

HTCC overview

The LHCb data acquisition (DAQ) system

- Data comes at a rate of 30 MHz
- A throughput of 40 Tbit/s needs to be processed in real-time
- All data will be processed in software



High Throughput Computing Collaboration (HTCC)

Apply upcoming Intel[®] technologies in an *Online* computing context at the Large Hadron Collider

- Data acquisition (DAQ) and event building
- Accelerator assisted decision taking on collected data


Use LHCb upgrade as an example, but applicable and useful for other experiments too!







LHCb DAQ architecture using Intel®



EB farm

- ► Intel[®] Xeon[®]
- ► Intel[®] Xeon[®] + FPGA w/ Intel[®] Omni-Path Architecture
- ► Intel[®] Xeon PhiTM w/ Intel[®] Omni-Path Architecture

EB network

► Intel[®] Omni-Path Architecture

EF network

▶ Intel $^{\circledR}$ Omni-Path Architecture and / or 100 GbE

EF farm

- ► Intel[®] Xeon[®]
- ► Intel[®] Xeon[®] + FPGA
- ► Intel[®] Xeon PhiTM


The network challenge

Event building network topology

Work with 4 units:

- Readout unit (RU) to read data from PCI-E readout board
- Builder unit (BU) to merge data from RU and send to filter unit
- Filter unit (FU) to select the interesting data (not considered here)
- Event manager (EM) to dispatch the work over BUs (credits)

 ${\sf RU}\ /\ {\sf BU}\ {\sf perform}\ {\it allgather}\ {\sf communication}\ {\sf operations}\ {\sf to}\ {\sf aggregate}\ {\sf the}\ {\sf data}\ {\sf chunks}$ from each collision




Event building network topology

Work with 4 units:

- Readout unit (RU) to read data from PCI-E readout board
- Builder unit (BU) to merge data from RU and send to filter unit
- Filter unit (FU) to select the interesting data (not considered here)
- Event manager (EM) to dispatch the work over BUs (credits)

 ${\sf RU}\ /\ {\sf BU}\ {\sf perform}\ {\it allgather}\ {\sf communication}\ {\sf operations}\ {\sf to}\ {\sf aggregate}\ {\sf the}\ {\sf data}\ {\sf chunks}$ from each collision




Event building network topology

Work with 4 units:

- Readout unit (RU) to read data from PCI-E readout board
- Builder unit (BU) to merge data from RU and send to filter unit
- Filter unit (FU) to select the interesting data (not considered here)
- Event manager (EM) to dispatch the work over BUs (credits)

 ${\sf RU}\ /\ {\sf BU}\ {\sf perform}\ {\it allgather}\ {\sf communication}\ {\sf operations}\ {\sf to}\ {\sf aggregate}\ {\sf the}\ {\sf data}\ {\sf chunks}$ from each collision




10 nodes hardware

Three IO boards at 100 Gb/s per node:

- PCI-40 for fiber input
- Event building network
- Output to filter farm

Handling these communications stresses the memory, requiring 400 Gb/s of total traffic per node



DAQPIPE

A benchmark to evaluate event building solutions

Provides EM / RU / BU units

Support various APIs

- MPI
- libfabric
- PSM2
- Verbs
- TCP / UDP
- RapidIO

Manage communication scheduling models

- Barrel shift ordering (with N on-fly)
- Random ordering (with N on-fly)
- Send all in one go

DAQPIPE (2)

Three message sizes on the network


- Command 64 B
- Metadata 10 KB
- Data 1 MB

Configurable parameters

- Message size (512 KB / 1 MB)
- Number of pending gather (credits)
- Active connections by gather
- Processes per node

Barrel shift


In order to avoid congestion, a variant is to synchronously send data to predetermined receivers, with a configurable shift. Similar discussion as in [1].



Micro-benchmarks on Intel® Omni-Path Architecture



Scaling on Infiniband




The software challenge

Status of LHCb codebase

More than 5 MLOCs of C++ (and some Python)


- Under redesign for SIMD and shared-mem parallelism
- Baseline remains Xeon® CPUs
- New framework uses TBB to dispatch algorithms to process events in a multi-threaded fashion
- Possible avenues to accelerate algorithms:
 - Offload critical functions to FPGA
 - Rewrite most time-consuming algorithms in a parallel fashion and use Xeon PhiTM



The Kalman filter

The most time consuming algorithm, taking 60% of the time in the Online reconstruction, is the *Kalman filter*. The Kalman filter is a well-known linear quadratic estimator. For every particle *node*,

- Predict The state of the system is projected according to a given model
- Update The state is adjusted taking into account a measurement



Cross Kalman

We have developed a cross-architecture Kalman filter, targeting SIMD architectures. Our design considers three key components:

- Control flow
- Data structures
- Arithmetic backend

Control flow

Every particle can be considered a succession of nodes with an implicit computing order. Given that we receive hundreds of particle trajectories as an input, we are given the scheduling problem of assigning particle *nodes* to processors, where we attempt to minimize the number of computing iterations.

This problem is a variant of the number partitioning problem N_{PP} , which is NP-complete 1 .

Nevertheless, a Decreasing Time Algorithm (DTA) behaves well as a scheduling algorithm.

¹Mertens S.: The Easiest Hard Problem: Number Partitioning. Computational Complexity and Statistical Physics, 125(2), 125-139 (2003)

Control flow (2)

We use a static scheduler

- Data locality is maximized
- Data is guaranteed to be aligned

```
it in out act vector (#particle-#node)
#540: 0000 0001 1111 { 112-9 80-11 81-11 113-10 }
#541: 0001 1110 1111 { 112-10 80-12 81-12 79-3 }
#542: 1110 0000 1111 { 107-2 109-1 108-2 79-4 }
#543: 0000 0000 1111 { 107-3 109-2 108-3 79-5 }
#544: 0000 0000 1111 { 107-4 109-3 108-4 79-6 }
```

Data structures

We use a static scheduler

- Data locality is maximized
- Data is guaranteed to be aligned
- Data is AOSOA


<i>x</i> ₀	x_1	x_2	<i>X</i> ₃
<i>y</i> ₀	y_1	<i>y</i> ₂	<i>y</i> ₃
tx_0	tx_1	tx_2	tx_3
$\frac{ty_0}{q}$	$\frac{ty_1}{q}$	$\frac{ty_2}{q}$	<i>ty</i> 3
p_0	p_1	p_2	p_3
$\sigma_{0,0}$	$\sigma_{1,0}$	$\sigma_{2,0}$	$\sigma_{3,0}$
:	:	:	:
$\sigma_{0,14}$ χ^2_{0}	$\sigma_{1,14}$ χ^2_{1}	$\sigma_{2,14}$ χ^2_{2}	$\sigma_{3,14}$ χ^2_{3}

Arithmetic backend


The bulk of the math of the application is written in an architecture-aware programming extension / library,

- VCL
- UMESIMD
- OpenCL
- CUDA


Speedup




Scalability




Vector width effect





- ullet Tests performed on an Intel[®] Xeon PhiTM 7210
- \bullet Single precision results show a 1% deviation wrt. expected results

Roofline model



Conclusions

Conclusions

The LHCb DAQ faces a test in the upcoming years

• Network, software, storage, ...

We are currently evaluating network technologies and hardware architectures that fulfill our requirements

- 500-node farm with sustained 100 Gb/s bidirectional bandwidth, all-to-all traffic pattern
- Reconstruction software and farm capable of processing 40 Tbit/s of data

We have shown good cross-architecture performance of the main contributor to the software reconstruction

- There is no *one-fits-all* solution, if one requires best performance. As of now, each architecture requires a slightly different approach
- Many-core architectures are an option only if the framework and algorithms are prepared to take advantage of it

Thanks

Many thanks to

- The HTCC collaboration
- S. Balat for the results on DAQPIPE
- O. Bouizi and S. Harald for low-level code discussions and early results on Xeon Phi
- W. Hulsbergen and R. Aaij for mathematical discussions
- F. Lemaitre for the vectorized transposition code
- N. Neufeld, A. Riscos Núñez for their supervision